Towards Verifiable Transformers: Solver-Checkable Circuit Explanations

This research introduces Verifiable Transformers, a framework for converting task-localized Transformer circuits into bounded, solver-checkable claims. It enables verification of properties like functional equivalence and robustness through direct or surrogate-mediated SMT encoding.